dimanche 9 mars 2014

Need help designing a circuit in Verilog topic




Define and design a circuit which receives a one-bit wave form and shows on its three one-bit outputs, by one clock cycle long positive impulses, the following events:
-any positive transition of the input signal
-any negative transition of the input signal
-any transition of the input signal





Aucun commentaire:

Enregistrer un commentaire